VSD - Library characterization and modelling - Part 1

BY
Udemy

Mode

Online

Fees

₹ 549 1799

Quick Facts

particular details
Medium of instructions English
Mode of learning Self study
Mode of Delivery Video and Text Based

Course and certificate fees

Fees information
₹ 549  ₹1,799
certificate availability

Yes

certificate providing authority

Udemy

The syllabus

Introduction

  • Introduction and Acknowledgements
  • Need for characterization

Cell Design and Characterization Flows

  • Inputs for Cell Design Flows
  • Circuit design step
  • Layout design step
  • Typical characterization flow

General Timing Characterization Parameters

  • Timing threshold definitions
  • Propagation delay and transition time
  • Output Current model and CCS table
  • Output voltage waveform and introduction to tristate buffer
  • Different transitions for tristate buffer

Timing Characterization Parameters for Registers

  • Netlist connectivity for latch and flipflop
  • Library setup time as a function of data and clock transition time
  • True single phase clocked (TSPC) register for hold time evaluation
  • Library setup time for TSPC register
  • Hold time, recovery & removal time evaluation

Noise Characterization and Modelling

  • Introduction to noise - Crosstalk glitch and delta delay
  • Introduction to Channel Connected Components (CCC)
  • ccsn_first_stage, ccsn_last_stage and VIVO model based dc_current
  • Need of dc_current attribute
  • Noise immunity curve, propagated_noise_high and propagated_noise_low
  • stage_type attribute and need for tie_hi cells
  • Miller cap, arc based ccs noise model and full noise library

Power Characterization and Modelling

  • Static power - Subthreshold current and junction leakage current
  • Static power - Tunnelling current
  • Internal leakage power - leakage_current and leakage_power groups
  • Internal leakage power - cell leakage power and tunneling current - gate leakage
  • Dynamic power - Switching current
  • Dynamic power - Short-circuit current
  • Switching power and short-circuit power modelling
  • Hidden power concept and modelling

Timing Modeling

  • Groups and attributes
  • Library group and its attributes
  • Cell groups and combinational function pin groups
  • Flip-flop modelling using 'ff' group
  • Latch modelling using 'latch' group
  • Introduction to 'statetable' and latch description using 'statetable' group
  • Flip-flop modelling using 'statetable' group and introduction to 'driver model'

Conclusion

  • Driver model, receiver model and conclusion

Instructors

Mr Kunal Ghosh

Mr Kunal Ghosh
Director, instructors
Freelancer

M.E /M.Tech.

Trending Courses

Popular Courses

Popular Platforms

Learn more about the Courses

Download the Careers360 App on your Android phone

Regular exam updates, QnA, Predictors, College Applications & E-books now on your Mobile

Careers360 App
150M+ Students
30,000+ Colleges
500+ Exams
1500+ E-books