Integral University B.Tech Admissions 2024
ApplyNAAC A+ Accredited | Highest CTC 12 LPA | Scholarships Available
Total Fees 2.60 L | Exam GATE | Seats 10 |
₹ 2.60 L
₹ 40.50 K
₹ 40.50 K
₹ 2.60 L
MODE
Full timeDURATION
24 MonthsMaster of Technology in Nanoelectronics and VLSI Design is two years full time course degree offered by Indian Institute of Information Technology, Design and Manufacturing, Jabalpur.
Exams and Events | Dates |
---|
GATE Application Correction Date (Mode - Online) | 7 Oct'24 - 5 Nov'24 |
GATE Score Card Date - Score cards available for download by paying a fee of Rs. 500 per test paper (Mode - Online) | 31 May'24 - 30 Dec'24 |
GATE Admit Card Date (Mode - Online) | 1 Jan'25 - 1 Jan'25 |
GATE Exam Date (Mode - Online) | 31 Jan'25 - 1 Feb'25 |
GATE Exam Date (Mode - Online) | 14 Feb'25 - 15 Feb'25 |
GATE Result Date (Mode - Online) | 18 Mar'25 - 18 Mar'25 |
GATE Score Card Date (Mode - Online) | 27 Mar'25 - 30 May'25 |
GATE Score Card Date - Availability of Score Cards for download by paying a fee of Rs. 500 per test paper (Mode - Online) | 31 May'25 - 30 Dec'25 |
A minimum of 60 percent marks OR a CPI/CGPA of 6.0 (on the scale of 10.00) or equivalent shall be required in the qualifying examination (B.Tech./B.Des. or equivalent) as the specified minimum for admission in a master’s programme.
The selection based on GATE entrance exam.
NAAC A+ Accredited | Highest CTC 12 LPA | Scholarships Available
Ranked #46 among universities in India by NIRF | Highest CTC 50 LPA | 100% Placements
Apply for Online MBA from O.P. Jindal Global University
India's youngest NAAC A++ accredited University | NIRF rank band 151-200 | 2200 Recruiters | 45.98 Lakhs Highest Package
60+ Years of Education Legacy | UGC & AICTE Approved | Prestigious Scholarship Worth 6 Crores | H-CTC 35 LPA
India's Largest University | NAAC A++ Accredited | 100% Placement Record | Highest Package Offered : 3 Cr PA